A design methodology and various performance and fabrication metrics evaluation of 3D Network-on-Chip with multiplexed Through-Silicon Vias
- Resource Type
- Article
- Source
- In
Microprocessors and Microsystems June 2016 43:26-46 - Subject
- Language
- ISSN
- 0141-9331