Compressive image sensor architecture with on-chip measurement matrix generation
- Resource Type
- Conference
- Authors
- Trevisi, Marco; Carmona-Galan, Ricardo; Rodriguez-Vazquez, Angel
- Source
- 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Ph.D. Research in Microelectronics and Electronics (PRIME), 2017 13th Conference on. :25-28 Jun, 2017
- Subject
- Aerospace
Bioengineering
Communication, Networking and Broadcast Technologies
Components, Circuits, Devices and Systems
Engineered Materials, Dielectrics and Plasmas
Power, Energy and Industry Applications
Signal Processing and Analysis
Image coding
Image reconstruction
Radiation detectors
Automata
Image sensors
Dynamic range
System-on-chip
compressive sampling
cellular automaton
pulse-frequency modulation
- Language
A CMOS image sensor architecture that uses a cellular automaton for the pseudo-random compressive sampling matrix generation is presented. The image sensor employs inpixel pulse-frequency modulation and column wise pulse counters to produce compressed samples. A common problem of compressive sampling applied to image sensors is that the size of a full-frame compressive strategy is too large to be stored in an on-chip memory. Since this matrix has to be transmitted to or from the reconstruction system its size would also prevent practical applications. A full-frame compressive strategy generated using a 1-D cellular automaton showing a class III behavior neither needs a storage memory nor needs to be continuously transmitted. In-pixel pulse frequency modulation and up-down counters allow the generation of differential compressed samples directly in the digital domain where it is easier to improve the required dynamic range. These solutions combined together improve the accuracy of the compressed samples thus improving the performance of any generic reconstruction algorithm.