Analog integrated circuit design (AICD) is a complex and difficult task, which is usually treated hierarchically. It mainly consists of topological and parametrical level design. Traditional top-down and bottom-up design strategies exhibit several draw-backs for automation. This article proposes an alternative design strategy that separates the high level synthesis (HLS) from circuit level implementation. In the proposed approach, HLS generates, rather than searches for, all valid topologies that can be implemented on a general filter architecture. Circuit level implementation is obtained by automatic architecture-to-circuit mapping. Simulation proves the validity of the proposed automatic design approach.