A 32.2 TOPS/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference
- Resource Type
- Source
- 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits).
- Subject
- Language