Thin-film transistors (TFTs) are the fundamental building blocks of today’s display industry. To achieve higher drive currents and device density, it is essential to scale down the channel lengths of TFTs. To be able to fabricate short-channel TFTs in large volumes is also equally important in order to realize lower fabrication costs and higher throughput. In this paper, we demonstrate the application of substrate conformal imprint lithography (SCIL) to pattern top-gate (TG) self-aligned (SA) amorphous indium gallium zinc oxide TFTs down to channel length ${L}_{\textsf {G}} = \textsf {450}$ nm with good device scaling properties resulting in average field-effect mobility (${\mu }_{FE}$) $= \sim 10$ cm $^{\textsf {2}}\cdot \text{V}^{-\textsf {1}}\cdot \text{s}^{\textsf {-1}}$ , ${V}_{\mathrm{ON}} = \,\sim 0.5$ V, and subthreshold swing (SS) $= \sim 0.3$ V/decade. The device performance as a function of channel length outlines the importance of dopant diffusion control for realizing submicrometer SA TFTs. The results demonstrate the compatibility of SCIL-based large-area patterning for the realization of submicrometer TG SA TFTs with a potential for high throughput. [ABSTRACT FROM AUTHOR]