Optimizing memory tests by analyzing defect coverage
- Resource Type
- Conference
- Authors
- Jee, A.; Colburn, J.E.; Irrinki, V.S.; Puri, M.
- Source
- Records of the IEEE International Workshop on Memory Technology, Design and Testing Memory technology, design and testing Memory Technology, Design and Testing, 2000. Records of the 2000 IEEE International Workshop on. :20-25 2000
- Subject
- Computing and Processing
Components, Circuits, Devices and Systems
Testing
Circuit faults
Fault detection
Electrical fault detection
Logic arrays
Production
Random access memory
Large scale integration
Decoding
Manufacturing
- Language
- ISSN
- 1087-4852
This paper describes how analyzing the defect coverage of memory tests can lead to optimized test coverage and rest application time before the device reaches production. A 9-port embedded SRAM will be used as the example memory for this paper. We will analyze four different functional tests and show that using just two of the four tests provides nearly all the defect coverage of all four tests, but requires a fraction of the test application time. We will also show that a more complete test set should contain non-simultaneous port accesses and time-dependent tests.