A Single-Event Transient (SET) Tolerant Dynamic Bias Comparator in 65-nm CMOS
- Resource Type
- Conference
- Authors
- Ash, Andrew; Hu, John
- Source
- 2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS) Circuits and Systems (MWSCAS), 2023 IEEE 66th International Midwest Symposium on. :167-171 Aug, 2023
- Subject
- Components, Circuits, Devices and Systems
Semiconductor device modeling
Error analysis
Voltage
Tail
Preamplifiers
Transistors
Transient analysis
single-event transient (SET)
radiation-hardened by design (RHBD)
dynamic biasing
dynamic comparator
path splitting
- Language
- ISSN
- 1558-3899
A single-event transient (SET) tolerant dynamic bias comparator leveraging path-splitting is presented in this paper. The dynamic bias structure with a tail capacitor is found to be vulnerable to positive and negative SET transients. A negative transient on the tail transistor doubles the energy per conversion. A positive transient on the tail MOS capacitor reduces the preamplifier gain by 35.7%, which increases the metastability error rate in the subsequent latch. A path splitting technique is applied to mitigate the positive SET. Simulations in a 65-nm CMOS process showed that a two path split can recover the comparator output voltage swing by 12.7%. Compared with the state-of-the-art CMOS radiation-hardened by design (RHBD) dynamic comparators, this circuit achieved the lowest energy per comparison while maintaining low input referred noise and gaining SET tolerance in the evaluation phase.